Regviz

NXP Semiconductors /LPC43xx /CGU /BASE_USB0_CLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BASE_USB0_CLK

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC18xx/CGU/BASE_USB0_CLK#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLED)PD 0RESERVED0 (DISABLED)AUTOBLOCK 0RESERVED0CLK_SEL0RESERVED

AUTOBLOCK=DISABLED, PD=ENABLED

Description

Output stage 1 control register for base clock BASE_USB0_CLK

Fields

PD

Output stage power down

0 (ENABLED): Enabled. Output stage enabled (default)

1 (POWER_DOWN): Power-down
RESERVED

Reserved
AUTOBLOCK

Block clock automatically during frequency change

0 (DISABLED): Disabled. Autoblocking disabled

1 (ENABLED): Enabled. Autoblocking enabled
RESERVED

Reserved
CLK_SEL

Clock-source selection.

7 (PLL0USB): PLL0USB (default)
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data